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Mathematical Analysis of a Prime Modulus Quantizer
MASH Digital Delta–Sigma Modulator
Kaveh Hosseini, Student Member, IEEE, and Michael Peter Kennedy, Fellow, IEEE
Abstract—A MASH digital delta–sigma modulator (DDSM) is
analyzed mathematically. It incorporates first-order error feed-
back modulators (EFM) which include prime modulus quantizers
to guarantee a minimum sequence length . The purpose of this
analysis is to calculate the exact sequence length of the aforemen-
tioned MASH DDSM. We show that the sequence length for an
th-order member of this modulator family is for all constant in-
puts, and for all initial conditions, where is the sequence length
of the constituent first-order prime modulus quantizer EFMs.
Index Terms—Digital delta–sigma modulator (DDSM), Multi-
stAge noise SHaping (MASH), prime modulus quantizer and frac-
tional- frequency synthesizer.
I. INTRODUCTION
THE DIGITAL delta–sigma modulator (DDSM) is abuilding block which can be used effectively to implement
fractional division in frequency synthesis applications [1]–[4].
Fig. 1 shows the block diagram of a delta–sigma controlled
fractional- phase-locked loop (PLL) synthesizer. It includes
a phase frequency detector (PFD), a charge pump, a loop filter
and a voltage controlled oscillator (VCO) in the forward path,
and a DDSM-controlled multi-modulus divider (MMD) in the
feedback path. The DDSM digitally controls the division mod-
ulus of the MMD so that the average division ratio over many
periods of the reference frequency is the prescribed fractional
value.
The input to the DDSM may be a high resolution constant dig-
ital word which sets the fractional division ratio; its output is
a low resolution sequence which controls the MMD value.
In this case, the output spectrum of the DDSM contains the de-
sired input dc tone, which sets the fractional part of the division,
plus additional frequency components resulting from the dig-
ital re-quantization which are collectively called quantization
noise. The quantization noise is high-pass filtered by the spec-
tral shaping properties of the DDSM so it can be removed by the
low-pass operation of the PLL [3]. MultistAge noise SHaping
(MASH) is a popular configuration of the DDSM which is used
for high-order filtering in this application [4]. In this brief, we
focus on a particular MASH DDSM architecture [5] with a con-
stant input.
It is usually assumed that the quantization noise of the quan-
tizer of a DDSM is additive, white and aperiodic. Note, how-
ever, that the fact that the DDSM is a finite-state machine (FSM)
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Fig. 1. Block diagram of the DDSM controlled fractional-N frequency
synthesizer.
means that it always produces a periodic output sequence (a
cycle) when the input is a constant. In this case, the quantization
noise sequence is also periodic. In general, the period depends
on the input, the initial conditions, and the architecture of the
DDSM. When the sequence length1 is short, the power of the se-
quence is distributed among a limited number of tones (so-called
“spurious tones”) that appear in the DDSM output spectrum.
The powers of the spurious tones (spurs) can be significantly
higher than the noise-shaping curve predicted by the simplifying
assumption that the internal quantizer(s) can be modelled as an
aperiodic additive white noise source.
Previous work has investigated extensively the periodic be-
havior of different configurations of DSMs with constant input.
Hein and Zakhor [6] presented analytical and approximate tech-
niques to aid the analysis and design of discrete-time analog
double-loop and higher order single-loop modulators. Hyun and
Fischer [7] used state-space matrices to describe constant input
single-stage single-bit DSMs in order to characterize and vali-
date the limit cycles. Recent work [8] and [9] used state-space
descriptions of higher order single-bit feedforward and feed-
back topologies to develop an exact mathematical framework
with which to analyze the structure of limit cycles.
Friedman [10] investigated second-order single-loop mod-
ulators and showed that due to the finite word lengths of the
arithmetic units in the case of a digital implementation, a
constant input to these modulators is represented by a rational
number and the modulators always converge to a limit cycle.
Gray showed [11], that for a first-order modulator with a dc
input, the output spectrum consists of discrete spurs whose lo-
cations and amplitudes depend on the input value. This analysis
was extended to higher order MASH modulators in [12] and
[13]. The authors of [12] and [13] have proven mathematically
that, in a higher order MASH modulator, the additive white
1In this brief, we use the term sequence length instead of period (or cycle
length) unless otherwise stated.
1549-7747/$25.00 © 2007 IEEE
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noise source assumption for the quantizer error from the last
stage is correct when irrational dc inputs are employed.
These mathematical analyses [11]–[13] of modulators were
performed with the assumption of zero initial condition on the
integrators. For the case of irrational dc inputs, the asymptotic
behavior of the quantizer error is not affected by the initial con-
ditions [11]–[14]. Kozak and Kale [14] provide an exact anal-
ysis for higher order MASH DSMs with rational dc inputs (the
DDSM case) and nonzero initial conditions. Their statistical
approach shows that an irrational initial condition imposed on
the first accumulator guarantees a tone-free output spectrum for
third-order and higher order MASH modulators driven by ra-
tional dc inputs.
In attempting to extend their theoretical results to the case of
rational initial conditions (the DDSM case), Kozak and Kale
suggest that if the internal digital word length of a fixed-point
DDSM is relatively high ( for third-order or higher order
MASH DDSMs), irrational initial conditions can be approxi-
mated using odd numbers.
Recent work [15] and [16] recommends setting an odd initial
condition on the first accumulator of the MASH DDSM in order
to maximize the sequence length. In fact, setting the initial con-
dition of the first stage yields a maximum guaranteed minimum
sequence length for all constant inputs [15]. If the modulator
word-length is large, the lengths of the sequences become large.
The modulus of the quantizers in this case is equal to , where
is the accumulator’s word length.
One way to disrupt short sequences in DDSMs is to apply
dither. Dithering breaks up the cycles and increases the effective
sequence length, resulting in smoother noise-shaped spectra.
While it increases the sequence length, as required, dithering in-
herently adds noise to the spectrum; care must be taken to min-
imize the contribution of this additional noise. A state of the art
solution is to add shaped pseudorandom least single bit (LSB)
dither to the input of the MASH DDSM [17].
Another way to maximize the minimum sequence length for
all constant inputs is to use a prime number as the modulus of the
quantizer [5]. In this brief, we investigate this method from the
perspective of sequence lengths. Exploiting this observation, a
first-order error feedback modulator (EFM) has been proposed
in which the quantization interval is a prime number [5]. The
sequence length for this first-order EFM is always , which is
equal to the quantizer interval. Based on this architecture, Level
et al. [5] proposed a higher order MASH DDSM. Considering
this system as a finite state machine and applying the methods of
discrete-time dynamical systems, we calculate its steady-state
sequence length. We prove that cascading stages of this type
to build a higher order MASH does not increase the sequence
length when the input is a constant. Rather, the sequence length
is always equal to that defined by the first stage. Nevertheless,
the advantage of the prime modulus MASH architecture is that
it has a maximum guaranteed minimum sequence length for all
constant inputs and for all initial conditions. Although stages
after the first do not increase the sequence length, they do con-
tribute to whitening the quantization noise.
In Section II, we describe the first-order EFM with a prime
interval quantizer and the MASH structure [5] based on this
first-order modulator. We then calculate the sequence length of
this MASH DDSM in Section III. We prove that the sequence
length is for all constant inputs, for all initial conditions,
Fig. 2. Block diagram of the first-order EFM (EFM1); all the signals are
integers.
Fig. 3. Prime modulus quantizer MASH; EFM1 corresponds to the block
shown in Fig. 2.
and for all orders of MASH of this type. We summarize our
contribution in Section IV.
II. PRIME MODULUS STRUCTURE
The block diagram of a first-order EFM is shown in Fig. 2.
The digital input to the modulator can be a constant value or a
sequence of digital values with -bit resolution. The quantizer
input-output relationship is
(1)
where is the modulus of the quantizer and is the input
to the quantizer. The sequence length of this structure is deter-
mined by solving the following condition [16]:
(2)
where is the sequence length and is the constant digital
input to the modulator. If the greatest common divisor of and
is equal to 1, then the sequence length is . Therefore, if
is a prime number then the sequence length is always equal to
, for all constant inputs. Also, is independent of the initial
condition since the latter does not appear in (2). Based on the
prime modulus quantizer EFM, a higher order MASH modu-
lator can be developed. Fig. 3 shows an example of an th-order
prime quantizer MASH inspired by the third-order structure de-
scribed in [5]. In the figure, all the first-order stages are identical
and have prime modulus quantizers. We will prove that the se-
quence length of this structure is equal to that of the first-order
modulator. In other words, while the sequence length is fixed for
all constant inputs and for all initial conditions, adding stages to
the MASH does not increase the sequence length.
III. CALCULATION OF SEQUENCE LENGTH
In this section, we calculate mathematically the sequence
length of the th-order MASH discussed in the previous section.
We write the state equations where is the state variable
Authorized licensed use limited to: UNIVERSITY COLLEGE CORK. Downloaded on March 26,2010 at 11:43:40 EDT from IEEE Xplore.  Restrictions apply. 
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associated with stage . Referring to Fig. 2 and (1), we write
for the first stage of Fig. 3
(3)
where is the modulus of the quantizer. Writing the equation
at the input summing node, we obtain
(4)
where is the input to the first stage. We can rewrite the
above equation as
(5)
Repeating the same process for the th stage, we obtain
(6)
where is the error of the previous stage applied
as the input to the stage . Starting from (5), assuming a constant
input (for all ), and expanding the indexes of (6)
from 1 to , we derive a set of equations which we write in matrix
form as
(7)
where the lower triangular matrix and the vectors and
are
.
.
.
.
.
.
.
.
.
(8)
.
.
.
and .
.
.
(9)
Using (7) and expanding it over its indexes from to
, we obtain
(10)
For index , we write
(11)
Substituting (10) into (11) and following the same process for
achieving (10), we obtain
(12)
Fig. 4. Output spectra of MASH1–1-1 with zero initial and input 256 for two
cases of M = 512 and prime M = 509. The solid curve represents the ex-
pected spectrum, assuming additive white quantization noise.
Fig. 5. Output spectra of MASH1–1, MASH1–1-1 and MASH1–1-1–1 with
input 1. The quantizer interval is 2  1. The solid curves represent the expected
spectrum, assuming additive white quantization noise.
Finally, for index , we have
(13)
We substitute the identities shown in
.
.
.
.
.
.
.
.
.
(14)
.
.
.
.
.
.
.
.
.
(15)
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Fig. 6. Autocorrelation functions of quantizer errors for stages 2, 3 and 4 of
MASH1–1-1–1.
.
.
.
.
.
.
(16)
into (13) where . In simplifying (16), we
used Pascal’s rule
(17)
Fig. 7. Output quantization noise spectra of MASH1–1-1 for a range of dc
inputs. The quantizer interval is 2  1 and all initial conditions are set to zero.
Setting in (13), we obtain
(18)
If the system is periodic with period , then we have that
; therefore, the following set of equations holds:
.
.
.
(19)
where is the initial condition of the th stage. If this time-in-
variant system starts from state and returns to
this state after steps, then it is periodic with period . There-
fore, in order for the above equations to be true, the following
constraints must be satisfied:
.
.
.
(20)
We pick the first and the th equations and write them as
(21)
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If we choose the modulus of the quantizers to be prime,
then the minimum integer solution for in the first equation
is , with . Now, consider the last term in-
side the braces in the second equation. We know that the product
of consecutive integers is divisible by . In other words,
divides . If is a
prime integer and , is not divisible by ; there-
fore, must divide ; hence,
is an integer. With a prime and
, all the other terms inside the braces of the second equa-
tion are integers for the same reason. Consequently, the solution
of the th stage is also . In conclusion, if the quan-
tizer modulus is a prime number and if it is greater than the
number of the stages , then the sequence length is always ,
independently of the initial conditions , the constant input
, and the order of the MASH DDSM.
To illustrate the effect of this guaranteed minimum sequence
length, we provide some examples. Fig. 4 shows the spectra of
two MASH1–1-1 DDSMs, where and ,
with the initial conditions of all stages set to zero, and with the
input set to 256. The word lengths are 9 per stage Note that
the modulator with prime modulus distributes the quantization
noise over significantly more tones resulting from the longer
sequence length compared to the case of just two tones when
. In order to achieve smoother noise-shaped spectra,
one can increase . As an example, Fig. 5 shows the spectra of
MASH1–1, MASH1–1-1 and MASH1–1-1–1 modulators of the
type shown in Fig. 3 with decimal input 1 when . In
this case, the wordlength is 17 bits per stage. As expected, the
spectra are smooth and spike-free. The solid curves show the
expected shaped noise spectra, assuming additive white quanti-
zation noise.
Fig. 6 shows autocorrelation functions of the quantization
errors of the second, third, and fourth stages in the
MASH1–1-1–1. The distances between the large spikes in the
figure are equal to which exactly matches the lengths of
the quantizer error sequences. In the case of the second stage,
there is a small spike between each of the two large spikes,
showing a small amount of correlation for half way lags. In the
case of the third and fourth stages, for lags other than 0 and
integer multiples of the period, the autocorrelation function is
very small, providing a good approximation to white noise.
Fig. 7 shows interpolated output quantization noise spectra
of a MASH1–1-1, where for inputs ,
, with zero initial conditions. Regardless of the input,
the noise-shaped spectra are smooth and spike-free.
In order to implement a prime modulus quantizer, the tech-
nique in [18] can be adopted. Alternatively, [19] describes a
technique to maximize sequence lengths by adding simple feed-
back to the first-order EFM to give an effective prime modulus
while the modulus of the quantizer itself is a power of two.
IV. CONCLUSION
In this brief, we calculated mathematically the sequence
length of a MASH structure [5] comprising first-order EFMs
with prime modulus quantizers. Our calculations show that the
sequence length of an th-order member of this family with
a constant input is equal to that of the first stage for all
initial conditions and for all constant inputs. In other words,
adding stages to this prime modulus MASH DDSM [5] does
not increase its sequence length.
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